Power quality improvement using ultra capacitor based dynamic voltage restorer with real twisting sliding mode control

Introduction. Power quality is a major problem in today's power system, since it may have an impact on customers and utilities. Problem. Power quality is important issue of financial consequences for utilities, their consumers and load apparatus vendors. Voltage sag/swell are the most significant and usually occurring power quality issues in a secondary distribution system for sensitive loads. Goal. Dynamic voltage restorer is a fast, flexible, effective and dynamic custom power device can be used to compensate voltage sag/swell with integration of energy storage. Ultra capacitors have ideal properties of great power density and low energy density for elimination of voltage sag/swell. Their performance is mostly determined by the control strategy selected and implemented. Originality. In this research, a strategy for the voltage source converter of dynamic voltage restorer based on the real twisting sliding mode control and ultra capacitor is developed to correct the fault that successfully eliminates the impacts of voltage sag/swell. Methodology. Ultra capacitor along with real twisting sliding mode control gives the more robustness and faster response, with also increasing the compensation time of the dynamic voltage restorer. Testing environment. To evaluate the performance of the proposed control approach, the MATLAB / Simulink SimPower System tool box is employed. Practical values. According to Simulation results clearly shows that the ultra capacitor along with real twisting sliding mode control effectively eliminate the voltage sag/swell in a very short time of 2 ms as compared to IEEE standards that is 20 ms, with less than 5 % total harmonic distortion for sensitive loads. Results. Ultra capacitors have ideal properties of great power density and low energy density for compensation of power quality problems. Conclusion. The proposed control strategy using real twisting sliding mode control and ultra capacitor is very efficient in correcting the fault, for reducing the compensation time of voltage sag/swell in comparison to IEEE standards. Key words: dynamic voltage restorer, power quality issues, sliding mode control, real twisting algorithm, voltage sag/swell.

1. Introduction. Power quality is a key problem in today's power system, since it may have an impact on customers and utilities [1, 2]. The development in the new technology lead to improve the sensitive load that presents in the distribution system, these sensitive loads have badly effected on the quality of power supply. Power quality frequently occurred due to the problems like voltage sag/swell and harmonic distortion [3]. According to IEEE standards, voltage sag is defined by IEEE 1152-1995 as a sudden reduction in RMS value of the AC voltage from the 0.1 to 0.9 p.u. during a half-cycle to 1 min. While the voltage swell is defined as an increase in rated voltage caused by an abrupt disengagement of the load or by a highly capacitive load from 1.1 p.u. to 1.8 p.u. for duration of 0.5 cycles to 1 min [4]. These issues voltage sag/swell are small period voltage change that do not present for more than 1 min as available in Fig. 1 [5].

To eliminate these power quality problems, Dynamic Voltage Restorer (DVR) is the most efficient and best solution over other custom power devices like unified power quality conditioner (UPQC), distribution static synchronous compensator (DSTATCOM), static var compensator (SVCs) and uninterrupted power supply (UPS), due to its smaller size, fast response, effective and dynamically behavior [6-8].
Various forms of rechargeable energy storage technologies are contrasted, including flywheels, ultra capacitors, superconducting magnets energy storage, and batteries in [10]. The method of ultra capacitors rises the DVR compensation time as compared to the previous techniques because of its properties of great power density and low energy density [11]. It connects to the system to improve the sag/swell compensation. In [12-14] many control schemes are discussed for the VSC of DVR to remove voltage sag/swell, but this has some disadvantage of depending on mathematical modeling of system and some stability problem. Therefore, a non-linear sliding mode controller is introduced as it has advantage of independent on mathematical modelling of the system, but it has important disadvantage named chattering effect [15].

To avoid this chattering effect, some algorithms such as real twisting, super-twisting, optimal, sub-optimal, global, integral and state-observer algorithms are used in literature [16-18]. Among these algorithms, real twisting algorithm has upper hand due to its stability, robustness and more tracking accuracy with less chattering effect.

The goal of the article. In this research, a control scheme of real twisting sliding mode controller (RTSMC) with integration of ultra capacitor is presented for the voltage source converter of dynamic voltage restorer using MATLAB/Simulink software package which can successfully mitigate voltage sag/swell and total harmonic distortion according to IEEE Standard [5].

2. Mathematical modeling of DVR in distribution system. Figure 3 depicts the equivalent circuit diagram of a DVR. In the figure, the distribution system is linked in series with a DVR, as well as source and load. The voltage injected by DVR stated as

$$V_L = V_{source} + V_{dvr}$$

(1)

where $V_L$, $V_{source}$, $V_{dvr}$ are the load, source and DVR voltages, respectively.

Filter parameters $L_f$ and $C_f$ are depicted in Fig. 3. These filter settings are used to remove the high-frequency component present in the VSC's AC output. The filter capacitor is defined as follows:

$$i_c = C_f \cdot \frac{dV_{dvr}}{dt}$$

(2)

By applying Kirchhoff's circuit law at node $Z_i$ in Fig. 3 we have

$$i_r - i_c + i_s = 0.$$  

(3)

where $i_r$ is the source current; $i_c$ is the inductor current of filter.

By putting $i_c$ from (2) in (3), we have

$$i_r - i_s - C_f \cdot \frac{dV_{dvr}}{dt} = 0 \quad .$$

(4)

Equation (4) after the simplification gets the form

$$\frac{dV_{dvr}}{dt} = \frac{1}{C_f} (i_r - i_s).$$

(5)

The above equation (5) is the 1st DVR state equation. For the second DVR state equation, apply Kirchhoff's voltage law at closed loop (Fig. 3)

$$V_{dvr} + V_L - V_{in} = 0,$$

(6)

where $V_{in}$ is the VSC AC voltage; $V_r$ is the load voltage $V_{L} = L_f \cdot \frac{di_r}{dt}.$

(7)

So, substituting (7) in (6) we have

$$V_{dvr} + L_f \cdot \frac{di_r}{dt} - V_{in} = 0 \quad .$$

(8)

After the simplification, we get

$$\frac{di_r}{dt} = \frac{(V_{in} - V_{dvr})}{L_f} .$$

(9)

Finally, the state space model DVR is

$$\frac{d}{dt} \begin{bmatrix} i_r \\ V_{dvr} \end{bmatrix} = \begin{bmatrix} 0 & -1/L_f \\ 1/C_f & 0 \end{bmatrix} \begin{bmatrix} i_r \\ V_{dvr} \end{bmatrix} + \begin{bmatrix} 0 \\ 1/C_f \end{bmatrix} \begin{bmatrix} i_s \\ V_{in} \end{bmatrix},$$

(10)

where $i_s$ and $V_{dvr}$ are the state variables, while the $i_r$ and $V_{in}$ are the input variables.

3. Mathematical modelling of ultra capacitor (UC). The ultra capacitor model consists of equivalent series resistance (ESR), capacitance and equivalent parallel resistance (EPR) as shown in Fig. 4. The charging and discharging resistances of system are represented by the ESR, while EPR represents the self-discharging losses of the system.

The UC voltage with the capacitance and resistance can be described as follows

$$V(t) = V_i \cdot \exp(-t/\tau) ,$$

(11)

where $\tau = R \cdot C$ is the time constant to determine the charging and discharging process for some capacitor initial voltages.
The change in voltage terminal and the capacitance are directly proportional to the energy drawn from the UC expressed as
\[
E = \frac{1}{2} C \cdot \left( V_i^2 - V_f^2 \right),
\]
where \( V_i \) is the initial voltage before discharging start; \( V_f \) is the final voltage after discharging start.

The total UC system resistance \( (R_{total}) \) and capacitance \( (C_{total}) \) of the UC bank are calculated as
\[
R_{total} = n_s \cdot \frac{ESR}{n_p},
\]
\[
C_{total} = n_p \cdot \frac{C}{n_s},
\]
where \( n_s \) is the number of capacitor cells in series; \( n_p \) is the number of capacitor cells in parallel.

### 4. Designing of second order real twisting sliding mode control

There are two steps, which are necessary for the implementation of sliding mode control. The first stage is to select the sliding surface. The DVR displays the desired performance when the state trajectory is pushed on the specified sliding line. The second stage is to drive the system's state to reach and remain on the chosen sliding surface in finite period.

#### 4.1: Sliding surface selection

Create a control strategy for DVR that is free of system parameters and load. This approach will be used to eliminate voltage sag/swell, hence the state vector will be defined as
\[
V = \begin{bmatrix} v \\ \dot{v} \end{bmatrix},
\]
where \( V \) is the state vector; \( v \) is the state variable and \( \dot{v} \) is the first derivative state variable \( \dot{V} \).

Select which sliding surface that is utilized to adjust the DVR’s VSC AC output voltage for these state variables. For the chosen method, the change between reference and load voltage is a sliding surface \( (S) \). The sliding surface is indicated by signal \( (S) \) in Fig. 5. As indicated in Eq. (16), this signal \( (S) \) is based on the computed error voltage \( (V_{error}) \)
\[
V_{error} = V_{reference} - V_{load}.
\]

In (16) the sliding surface which comprises the difference of \( V_{reference} \) and \( V_{load} \) and after this takes derivative of this error voltage and finally add it
\[
S = V_{error} + k \cdot \frac{dV_{error}}{dt},
\]
where \( k \) is the gain of feedback.

When detect the error in actual voltage compare the sliding surface \( (S) \) with \( \pm c \) constant quantity. When comparison is done, then outcomes go through the multiplexer. Multiplexer is used for applying the switching law on the desired signal.

#### 4.2 Reachability condition

The following condition must be satisfied in order to obtain the state trajectory onto the sliding surface and confirm the operation's existence
\[
S = 0;
\]
\[
S = 0.
\]

In a short period of time, the control approach used here will turn all of the state vectors into a sliding surface. The switching law that we employ will reveal the system's stability status while it is in the sliding mode. The following is the criterion for the presence of sliding mode
\[
S \cdot \dot{S} = 0.
\]

The above equation is basically the Lyapunov function, used to check the stability condition for the system stability. Some key points are listed below.

- if \( S > 0 \) and \( \dot{S} < 0 \), then \( S \) will be reduce to 0;
- if \( S < 0 \) and \( \dot{S} > 0 \), then \( S \) will be increase to 0.

#### 4.3 Determination of control law

The switching law may be expressed as follows
\[
x(t) = \begin{cases} 
+1, & \text{if } S > +c; \\
-1, & \text{if } S < -c,
\end{cases}
\]
where \( x(t) \) is represented as the variable for switching control; \( c \) is the constant for the comparison with faulty signal.

If we receive \( x(t) = +1 \), inverter switch S1 and switch S4 are turned on as shown in Fig. 6. If we receive \( x(t) = -1 \), inverter S2 and S3 will be turned on as shown in Fig. 6.

![Fig. 5. RTSMC block diagram](image)

![Fig. 6. Three phase system with connected DVR](image)

Basically an ideal SMC is working on the infinite frequency, when the state vector is aimed directly towards the sliding surface. However, power converters do not have an infinite switching frequency, that is why the converter does not operate properly and state vector will not move towards origin, but keep travelling with the some discontinuous surface with unwanted oscillation, which is known as chattering. Therefore real twisting algorithm (RTA) is utilized in SMC to remove the chattering effect.

The block diagram of SMC along RTA is show in Fig. 5. When the RTA is apply on sliding surface, switching law gives the modified input of control \( Z \) as given below
\[
Z = -n_1 \cdot \text{sign}(S) - n_2 \cdot \text{sign}(\dot{S}).
\]

To remove the undesirable switching components, two tuning constants \( n_1 \) and \( n_2 \) are used in the control law of RTA. The sliding manifold term \( \text{sign}(S) \), removes the
switching frequency of components to increase the life of switches. When the designed sliding surface $s$ is greater or less than zero, the signum function $\text{sign}(S)$ of the sliding manifold gives the $+1$ and $-1$ output respectively. The total effect of RTA on SMC results in less chattering effect, faster response and robustness to variation in external parameter.

5. Simulation result and discussion. To test the efficiency of a real twisting sliding mode control (RTSMC) for DVR in MATLAB/Simulink, a test system is developed (Fig. 6). All the parameter detail is given in Table 1.

Figure 6 depicts the suggested distribution system that used to model and simulate the UC based DVR using the RTSMC. Three-phase programming source produces voltage sag/swell in distribution test system, which is then corrected by DVR. The following analysis is carried out to evaluate the effectiveness of the suggested control approach.

- voltage sag/swell mitigation;
- Total harmonic distortion.

### Table 1
Parameter of distribution test system

<table>
<thead>
<tr>
<th>No.</th>
<th>Description of parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Grid voltage (phase-phase)</td>
<td>400 V</td>
</tr>
<tr>
<td>2</td>
<td>Frequency of system($f$)</td>
<td>50 Hz</td>
</tr>
<tr>
<td>3</td>
<td>Impedance of ($R_s, L_s$)</td>
<td>0.8929 Ω, 16.58 mH</td>
</tr>
<tr>
<td>4</td>
<td>Loads rating</td>
<td>Linear load: $P = 10$ kW, $Q = 1$ kVar</td>
</tr>
<tr>
<td>5</td>
<td>Switching constant $\gamma$</td>
<td>0.1</td>
</tr>
<tr>
<td>6</td>
<td>Ultra capacitor</td>
<td>40 V</td>
</tr>
<tr>
<td>7</td>
<td>LC filter ($L_{c}, C_{c}$)</td>
<td>1.8 mH, 5.5 µF</td>
</tr>
<tr>
<td>8</td>
<td>Power rating for coupling transformer</td>
<td>100 kVA</td>
</tr>
<tr>
<td>9</td>
<td>Control action</td>
<td>RTSMC</td>
</tr>
<tr>
<td>10</td>
<td>SMC gain $\gamma$</td>
<td>$142\cdot 10^{6}$</td>
</tr>
<tr>
<td>11</td>
<td>Switching frequency ($f_s$)</td>
<td>10 kHz</td>
</tr>
<tr>
<td>12</td>
<td>Solver for simulation</td>
<td>Ode23tb (stiff/TR-BDF2)</td>
</tr>
<tr>
<td>13</td>
<td>Time of sampling</td>
<td>5 µs</td>
</tr>
<tr>
<td>14</td>
<td>Filter cutoff frequency</td>
<td>405 Hz</td>
</tr>
<tr>
<td>15</td>
<td>RTSMC tuning gains, $n_{1}$ and $n_{2}$</td>
<td>0.5 and 0.5</td>
</tr>
</tbody>
</table>

The RTSMC does not provide any switching signal to run the DVR when the system voltage does not change (normal state). When the voltage (voltage sag/swell) of the system deviates from its tolerated range, the controller begins to operate. RTSMC operates in the following manner:

- detect voltage sag/swell;
- compute the voltage sag/swell (in percentage);
- determine the signal of switching control;
- generate switching signal of pulse width modulation (PWM) for VSC to activate source and load voltage;
- generations of necessary switching signal uninterruptedly to ensure that voltage sag and swell is compensated;
- Terminate the switching PWM signal, when voltage sag/swell is resolved.

5.1. Voltage sag mitigation. A three-phase balanced voltage sag of 30 % arises as a result of the rapid switching ON of sensitive load on the supply side. As shown in Fig 7, the occurrence time of this sag begins at 0.1 s and ends at 0.2 s.

The problem (voltage sag) is resolved in a relatively short period (2 ms) compared to the IEEE Standard acceptable limit of 20 ms. Figure 7, illustrates that DVR just injects the missing value. To reduce unwanted high frequency elements, a low pass filter is used. Figure 7, shows the pure and sag-free corrected system voltage. The voltage corrected Total Harmonic Distortion (THD) value for phase A, B and C is 1.13 %, 4.62 % and 4.05 % respectively, indicating that the harmonic content in the load voltage is less than the 5 % suggested by IEEE Standard 1159-1995.

5.2. Voltage swell compensation. A three-phase balanced voltage swell of 30 % arises as a result of the rapid switching ON of sensitive load on the supply side. As shown in Fig 8, the occurrence time of this swell begins at 0.1 s and ends at 0.2 s.

The problem (voltage swell) is resolved in a relatively short period (2 ms) compared to the IEEE Standard acceptable limit of 20 ms. Figure 8, illustrates that DVR just injects the missing value. To reduce unwanted high frequency elements, a low pass filter is used. Figure 8, shows the pure and swell-free corrected system voltage.
The corrected voltage THD value is for phase A, B, and C is 1.83 %, 4.91 % and 4.51 % respectively, indicating that the harmonic content in the load voltage is less than the 5 % suggested by IEEE Standard 1159-1995.

**Conclusion.** A control scheme of real twisting sliding mode control with integration of ultra capacitor is presented for the voltage source converter of dynamic voltage restorer using MATLAB/Simulink software package which can successfully mitigate voltage sag/swell and total harmonic distortion according to IEEE Standard. The ultra capacitors rise the dynamic voltage restorer compensation time due to its ideal properties of great power density and low energy density for elimination of voltage sag/swell and control mechanism eliminates chattering, while attains a constant switching frequency. As a result of using real twisting algorithm in dynamic voltage restorer control, a continuous control input is generated, which can be contrasted to the triangular carrier signal to generate pulse width modulation signals. To evaluate the performance of the suggested approach, the MATLAB/Simulink SimPower System tool box is employed. According to simulation results this clearly shows that the ultra capacitor along with real twisting sliding mode control effectively eliminates the voltage sag/swell in a very short time of 2 ms as compared to IEEE Standards that is 20 ms, with less than 5 % total harmonic distortion for sensitive loads. To further Information Technology Industry Council Curve and SEMI-F-47 standards.

**Conflict of interest.** The authors declare that they have no conflicts of interest.

**REFERENCES**


Received 20.12.2021
Accepted 28.01.2022
Published 23.02.2022

**How to cite this article:**